ESOR ENGINEERING 2904 CALIBRATION and ESOR ENGINEERING 2904 REPAIR

 
A calibration by Custom-Cal is performed by engineers with extensive OEM experience. We have the expertise and the necessary standards to perform the ESOR ENGINEERING 2904 Calibration, onsite calibration may be available. We specialize in quick turnaround times and we can handle expedited deliveries upon request.

Need another Bit Error Rate Tester (BERT)?
Shop for Comparable Products on our
 used Bit Error Rate Tester (BERT) page or new Bit Error Rate Tester (BERT) page

 
For Sale New, List Price $29,000.00   ESOR ENGINEERING 2904   Description / Specification:    
ESOR ENGINEERING 2904 4 x 29.5 Gb/s Pulse Pattern Generator and Error Detector

The ESOR 2904 is a high performance, flexible and cost effective four channel Pulse Pattern Generator (PPG) and Error Detector (ED) that can operate from 24.6 to 29.5 Gb/s along with half rates. It is capable of generating a Pseudo Random Bit Sequence (PRBS) or a user defined 40 bit fixed pattern to test signal integrity of digital communication system links. PRBS patterns of 2^7, 9, 15, 23, 31 are supported. It is a standalone Bit Error Rate (BER) test solution that incorporates an internal full rate clock synthesizer therefore avoiding the expense of an external precision clock source.
Optional features: Tilt bar, custom power up configuration for standalone operation, parallel I/O control, dipswitch control, LED status diagnostics, individual PPG or ED configurations, face plate for 19 inch rack attachment, loopback cables or adding attenuators to the ED to adjust sensitivity.

Specifications.

TX Electrical
CML Output (Single Ended), AC Coupled: 100 to 550 mVpp.
CML Output (Differential), AC Coupled: 200 to 1100 mVpp.
CML Output (Differential), Step Size: 5 mVpp.
CML Output (Differential), Squelch: 0 to 20 mVpp.
CML Output (Rise/Fall Time, 20-80%): 12 ps.
Output Impedance (differential): 100 Ω.
Termination Mismatch: 5%.
AC common mode voltage: 15 mVRMS.
Differential Return Loss: -10 dB.
Jitter (RMS): 1 ps.
Jitter (PK-PK): 5 ps.

RX Electrical
Baud Rate Tolerance: -100 to 100 PPM.
CML Input Voltage (Single Ended) AC Coupled: 200 to 600 mVpp.
CML Input Voltage (Differential) AC Coupled: 100 to 1200 mVpp.
Input Impedance (Differential): 100 Ω.
Termination Mismatch: 10%.
Differential Return Loss: -10 dB.
CDR Acquisition Lock Time: 500 ms.

Clock - Input
Frequency (Square wave): 156,248,438 to 156,251,562 Hz.
Single Ended Voltage Swing: 0.3 to 1.8 V.
Input Impedance, AC Coupled: 49.5 to 50.5 Ω.
Rise/Fall Time (20%-80%): 1 ns.
Duty Cycle (<1nS Tr/Tf): 60%.
Random Jitter (RMS), 12 kHz - 20 MHz: 1 ps.

Clock - Output
Clock Frequency: 0.096 to 3.6875 GHz.
Programmable Divider of Line Rate (Factors of 2): 8 to 256 /N.
Single Ended Voltage Swing, AC Coupled: 200 to 400 mVp.
Termination Mismatch at 1 MHz: 0 to 5%.
Rise/Fall Time (20%-80%): 12 ps.
Output Return Loss: -10 dB.
Jitter (RMS): 750 fs.
Jitter (PK-PK): 3.5 ps.



 

Standard Calibration $750.00 *
*This is a Web introductory price for one calibration of the ESOR ENGINEERING 2904. Price does not in most cases include measurement performance data. Pricing does include NIST traceable calibration and issue of a calibration certificate and calibration label. Pricing may vary slightly due to volume and location of laboratory supporting calibration. Volume pricing may apply. On-site fees may apply depending on logistics, location and volume of work to be completed during the visit.


Related Communication Terms and Definitions. For a complete list go to our  Terms and Definitions Page.

Dynamic Range
In a transmission system, the ratio of the overload level to the noise level of the system, usually expressed in dB. Ratio of the highest to lowest detectable signal of a system, expressed in dB.

POS
Packet over SONET/SDH (POS), is a communications protocol for transmitting packets in the form of the Point to Point Protocol (PPP) over SDH or SONET, which are both standard protocols for communicating digital information using lasers or light emitting diodes (LEDs) over optical fibre at high line rates.

TDMA: Time Division Multiple Access
Time Division Multiple Access (TDMA) is a method of sharing a communications carrier by assigning separate time slots to individual users. A channel is defined by a carrier frequency and time slot.


Please contact us for your ESOR ENGINEERING 2904 CALIBRATION and/or ESOR ENGINEERING 2904 4 x 29.5 Gb/s Pulse Pattern Generator and Error Detector REPAIR

I'm interested in: 
Calibration Type (Select one):


Repair Information:
 Serial Number:

 Is there any physical damage?  
 If yes, describe:


What is the description of the problem?

How/when did the problem start?


 (*) Required Fields    For formal quote please fill in all fields.
Company:
From (Email):*
Contact Name:*
Country:*
Address 1:
Address 2:
City:
State/Territory/Province: *
Zip/Postal Code:
Phone:*

Comment: